When the it1 and it0 bits in the timer control register TCON are cleared to 0, the external interrupt request signal mode is ().
A. Low level active
B. High level active
C. Pulse up bound valid
D. Pulse negative jump valid
查看答案
Start the timer and start it with SETB TRi.
A. 对
B. 错
The interrupt response of. 8051 MCU to the highest priority is unconditional.
A. 对
B. 错
During interrupt initialization, only bit operation instruction can be used to set the state of interrupt controller, not byte operation instruction.
A. 对
B. 错
After the MCS-51 system is reset, the interrupt request flag TCON and scon are all 0.
A. 对
B. 错